View CXP83620_5915959.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

cmos 8-bit single chip microcomputer description the CXP83620/83624 and the cxp83621/83625 are cmos 8-bit single chip microcomputer integrating on a single chip an a/d converter, serial interface, timer/counter, time-base timer, sub timer/counter, lcd controller/driver and remote control reception circuit besides the basic configurations of 8-bit cpu, rom, ram, and i/o port. the CXP83620/83624 and the cxp83621/83625 also provide a sleep/stop function that enables lower power consumption. features wide-range instruction system (213 instructions) to cover various types of data. ?16-bit arithmetic/multiplication and division/boolean bit operation instructions minimum instruction cycle 400ns at 10mhz operation (4.5 to 5.5v) 1s at 4mhz operation (2.7 to 5.5v) 122s at 32khz operation (2.7 to 5.5v) incorporated rom capacity 20k bytes (CXP83620, 83621) 24k bytes (cxp83624, 83625) incorporated ram capacity 736 bytes (includes lcd display data area and serial interface ram) peripheral functions ?a/d converter 8-bit, 8-channel, successive approximation method (conversion time of 12.4s/10mhz) ?serial interface incorporated buffer ram (auto transfer for 1 to 32 bytes), 1 channel 8-bit clock synchronized type (msb/lsb first selectable), 1 channel ?timer 8-bit timer, 8-bit timer/counter, 19-bit time-base timer, sub timer/counter ?lcd controller/driver maximum 128 segment display possible (during 1/4 duty) 4 common output, 32 segment output display method static, 1/2, 1/3, 1/4 duty bias method 1/2, 1/3 bias ?remote control reception circuit 8-bit pulse measuring counter, 6-stage fifo interruption 14 factors, 14 vectors, multi-interruption possible standby mode sleep/stop package 80-pin plastic qfp/lqfp piggy/evaluation chip cxp83600 (CXP83620, 83624) cxp83601 (cxp83621, 83625) structure silicon gate cmos ic ?1 e98134d1y-ps sony reserves the right to change products and specifications without prior notice. this information does not convey any licens e by any implication or otherwise under any patents or other right. application circuits shown, if any, are typical examples illustr ating the operation of the devices. sony cannot assume responsibility for any problems arising out of the use of these circuits. CXP83620/83624 cxp83621/83625 CXP83620/83624 80 pin qfp (plastic) 80 pin lqfp (plastic) cxp83621/83625 80 pin qfp (plastic)
?2 CXP83620/83624, cxp83621/83625 xtal a/d converter remocon serial interface unit (ch0) 8-bit timer/counter 0 8-bit timer 1 fifo buffer ram interrupt controller spc700 cpu core rom 20k/24k bytes prescaler/ time-base timer sub timer/ counter ram 736 bytes 8 an0 to an7 rmc si0 so0 si1 so1 ec cs0 sck0 sck1 int0 int1 int2 int3 tex tx extal v dd vss port c 8 pc0 to pc7 port h 1 ph0 port b 8 pb0 to pb7 port e 5 2 pe0 to pe4 pe5 to pe6 2 lcd controller/ driver 32 seg0 to seg31 4 com0 to com3 v l v lc1 v lc2 port a 8 pa0 to pa7 port d 8 pd0 to pd7 port f 8 pf0 to pf7 v lc3 adj to clock generator/ system control rst 3 int4 port i 2 pi0 to pi1 serial interface unit (ch1) block diagram
3 CXP83620/83624, cxp83621/83625 pe3/int3 pe4/rmc pe5/to pe6/adj pb0 pb1/cs0 pb2/sck0 pb3/si0 pb4/so0 pb5/sck1 pb6/si1 pb7/so1 pc0 pc1 pc2 pc3 pc4 pc5 pc6 pc7 ph0/int4 pa0/an0 pa1/an1 pa2/an2 pd6/seg22 pd5/seg21 pd4/seg20 pd3/seg19 pd2/seg18 pd1/seg17 pd0/seg16 seg15 seg14 seg13 seg12 seg11 seg10 seg9 seg8 seg7 seg6 seg5 seg4 seg3 seg2 seg1 seg0 com3 pa3/an3 pa4/an4 pa5/an5 pa6/an6 pa7/an7 rst extal xtal v ss v l v lc3 v lc2 v lc1 com0 com1 com2 pe2/int2 pe1/int1 pe0/int0/ec pf7/seg31 pf6/seg30 nc pi1/tex pi0/tx v dd pf5/seg29 pf4/seg28 pf3/seg27 pf2/seg26 pf1/seg25 pf0/seg24 pd7/seg23 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 40 39 38 37 36 35 34 31 32 33 70 69 68 67 65 66 71 72 73 74 75 76 77 78 79 80 1 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 63 64 61 62 note) do not make any connections to nc (pin 75). pin assignment (top view) CXP83620/83624 (qfp package)
4 CXP83620/83624, cxp83621/83625 pin assignment (top view) CXP83620/83624 (lqfp package) pe5/to pe6/adj pb0 pb1/cs0 pb2/sck0 pb3/si0 pb4/so0 pb5/sck1 pb6/si1 pb7/so1 pc0 pc1 pc2 pc3 pc4 pc5 pc6 pc7 ph0/int4 pa0/an0 pd4/seg20 pd3/seg19 pd2/seg18 pd1/seg17 pd0/seg16 seg15 seg14 seg13 seg12 seg11 seg10 seg9 seg8 seg7 seg6 seg5 seg4 seg3 seg2 seg1 pa1/an1 pa2/an2 pa3/an3 pa4/an4 pa5/an5 pa6/an6 pa7/an7 rst extal xtal v ss v l v lc3 v lc2 v lc1 com0 com1 com2 com3 seg0 pe4/rmc pe3/int3 pe2/int2 pe1/int1 pe0/int0/ec pf7/seg31 pf6/seg30 nc pi1/tex pi0/tx v dd pf5/seg29 pf4/seg28 pf3/seg27 pf2/seg26 pf1/seg25 pf0/seg24 pd7/seg23 pd6/seg22 pd5/seg21 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 40 39 38 37 36 35 34 31 32 33 70 69 68 67 65 66 71 72 73 74 75 76 77 78 79 80 1 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 63 64 61 62 note) do not make any connections to nc (pin 73).
5 CXP83620/83624, cxp83621/83625 pin assignment (top view) cxp83621/83625 (qfp package) pe5/to pe6/adj pb0 pb1/cs0 pb2/sck0 pb3/si0 pb4/so0 pb5/sck1 pb6/si1 pb7/so1 pc0 pc1 pc2 pc3 pc4 pc5 pc6 pc7 ph0/int4 pa0/an0 pd4/seg20 pd3/seg19 pd2/seg18 pd1/seg17 pd0/seg16 seg15 seg14 seg13 seg12 seg11 seg10 seg9 seg8 seg7 seg6 seg5 seg4 seg3 seg2 seg1 pa1/an1 pa2/an2 pa3/an3 pa4/an4 pa5/an5 pa6/an6 pa7/an7 rst extal xtal v ss v l v lc3 v lc2 v lc1 com0 com1 com2 com3 seg0 pe4/rmc pe3/int3 pe2/int2 pe1/int1 pe0/int0/ec pf7/seg31 pf6/seg30 nc pi1/tex pi0/tx v dd pf5/seg29 pf4/seg28 pf3/seg27 pf2/seg26 pf1/seg25 pf0/seg24 pd7/seg23 pd6/seg22 pd5/seg21 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 40 39 38 37 36 35 34 31 32 33 70 69 68 67 65 66 71 72 73 74 75 76 77 78 79 80 1 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 63 64 61 62 note) do not make any connections to nc (pin 73).
6 CXP83620/83624, cxp83621/83625 pin description symbol i/o functions i/o/analog input pa0/an0 to pa7/an7 (port a) 8-bit i/o port. i/o can be set in a bit unit. standby release input can be set in a bit unit. incorporation of pull-up resistor can be set through the program in a bit unit. (8 pins) analog inputs to a/d converter. (8 pins) i/o pc0 to pc7 pe0/int0/ec pe1/int1 pe2/int2 pe3/int3 pe4/rmc pe5/to pe6/adj ph0/int4 pi0/tx pi1/tex input/input/input input/input input/input input/input input/input output/output output/output i/o/input input input/input (port c) 8-bit i/o port. i/o can be set in a bit unit. capable of driving 12ma sink current. incorporation of pull-up resistor can be set through the program in a bit unit. (8 pins) (port e) 7-bit port. lower 5 bits are for inputs; upper 2 bits are for outputs. (7 pins) (port h) 1-bit i/o port. incorporation of pull-up resistor can be set through the program. (1 pin) (port i) 2-bit input port. (2 pins) external interruption request input. (1 pin) crystal connectors for sub timer/counter clock oscillation. for usage as event counter, input to tex, and leave tx open. external event inputs for 8-bit timer/counter. external interruption request inputs. (4 pins) remote control reception circuit input. output for 8-bit timer/counter rectangular wave. output for tex oscillation frequency division. i/o i/o/input i/o/i/o i/o/input i/o/output i/o/i/o i/o/input i/o/output pb0 pb1/cs0 pb2/sck0 pb3/si0 pb4/so0 pb5/sck1 pb6/si1 pb7/so1 (port b) 8-bit i/o port. i/o can be set in a bit unit. incorporation of pull-up resistor can be set through the program in a bit unit. (8 pins) chip select input for serial interface (ch0). serial clock i/o (ch0). serial data input (ch0). serial data output (ch0). serial clock i/o (ch1). serial data input (ch1). serial data output (ch1).
7 CXP83620/83624, cxp83621/83625 symbol i/o functions output/output pf0/seg24 to pf7/seg31 (port f) 8-bit output port. (8 pins) output/output pd0/seg16 to pd7/seg23 (port d) 8-bit output port. (8 pins) output seg0 to seg15 lcd segment signal output. (16 pins) input crystal connectors for system clock oscillation. when the clock is supplied externally, input to extal; opposite phase clock should be input to xtal. extal output com0 to com3 lcd common signal output. (4 pins) v lc1 to v lc3 lcd bias power supply. (3 pins) output v l control pin to cut off the current flowing to external lcd bias resistor during standby. xtal input low-level active system reset. nc. do not make any connections to nc. positive power supply. gnd. rst nc v dd v ss lcd segment signal outputs. (16 pins)
8 CXP83620/83624, cxp83621/83625 ? pull-up transistor approx. 100k ? (v dd = 4.5 to 5.5v) approx. 150k ? (v dd = 2.7 to 3.3v) ip pull-up resistor port b data port b direction "0" after a reset rd (port b) "0" after a reset ? internal data bus ? pull-up transistor approx. 100k ? (v dd = 4.5 to 5.5v) approx. 150k ? (v dd = 2.7 to 3.3v) ip pull-up resistor port b data port b direction "0" after a reset rd (port b) "0" after a reset ? internal data bus cs0 si0 si1 schmitt input port b 8 pins hi-z hi-z after a reset pa0/an0 to pa7/an7 pb0 port b 1 pin 3 pins hi-z pb1/cs0 pb3/si0 pb6/si1 ? pull-up transistor approx. 100k ? (v dd = 4.5 to 5.5v) approx. 150k ? (v dd = 2.7 to 3.3v) ip pull-up resistor port a data port a direction "0" after a reset port a function select "0" after a reset rd (port a) a/d converter input multiplexer "0" after a reset input protection circuit ? edge detection circuit internal data bus standby release i/o circuit format for pins port a pin circuit format
9 CXP83620/83624, cxp83621/83625 pull-up resistor "0" after a reset rd (port b) ? "0" after a reset internal data bus port b data port b direction ip serial data output ebable port b function select "0" after a reset so "0" after a reset ? pull-up transistor approx. 100k ? (v dd = 4.5 to 5.5v) approx. 150k ? (v dd = 2.7 to 3.3v) output buffer capability port b port c 2 pins hi-z hi-z after a reset pb2/sck0 pb5/sck1 pb4/so0 pb7/so1 2 pins hi-z pc0 to pc7 8 pins pull-up resistor "0" after a reset rd (port b) ? "0" after a reset schmitt input sck in internal data bus port b data port b direction ip serial clock output ebable port b function select "0" after a reset sck out "0" after a reset ? pull-up transistor approx. 100k ? (v dd = 4.5 to 5.5v) approx. 150k ? (v dd = 2.7 to 3.3v) output buffer capability port b pin circuit format ip pull-up resistor port c data port c direction "0" after a reset rd (port c) "0" after a reset ? 2 internal data bus ? 1 ? 2 pull-up transistor approx. 100k ? (v dd = 4.5 to 5.5v) approx. 150k ? (v dd = 2.7 to 3.3v) ? 1 high current drive 12ma (v dd = 4.5 to 5.5v) 4.5ma (v dd = 2.7 to 3.3v)
10 CXP83620/83624, cxp83621/83625 port e function select rd (port e) internal data bus "0" after a reset port e data "1" after a reset to port e port e port h 5 pins hi-z high level after a reset pe0/int0/ec pe1/int1 pe2/int2 pe3/int3 pe4/rmc pe5/to 1 pin pe6/adj 1 pin hi-z ph0/int4 1 pin ip schmitt input int0/ec int1 int2 int3 rmc internal data bus rd (port e) port e pin circuit format port e data "1" after a reset mpx adj2k adj16k adj32k internal reset signal ? 2 ? 1 adj signals are frequency driver outputs for tex oscillation frequency adjustment. adj2k provides usage as buzzer output. ? 2 pull-up transistor approx. 150k ? (v dd = 4.5 to 5.5v) approx. 200k ? (v dd = 2.7 to 3.3v) ? 1 port e function select (upper) port e function select (lower) rd (port e) internal data bus 00 "00" after a reset 01 10 11 ? pull-up transistor approx. 100k ? (v dd = 4.5 to 5.5v) approx. 150k ? (v dd = 2.7 to 3.3v) ip pull-up resistor port h data port h direction "0" after a reset rd (port h) "0" after a reset ? internal data bus int4 schmitt input high level high level at on resistance of pull-up transistor during a reset.
11 CXP83620/83624, cxp83621/83625 segment data segment driver port/segment output select "0" after a reset port d, f data port d port f segment common 2 pins oscillation halted port input segment output (v dd level) after a reset pi0/tx pi1/tex pd0/seg16 to pd7/seg23 pf0/seg24 to pf7/seg31 16 pins v dd level seg0 to seg15 16 pins v dd level com0 to com3 4 pins "1" after a reset rd (port i) internal data bus schmitt input ip ip rd (port i) internal data bus clock input pi1/tex pi0/tx tex oscillation control circuit port i pin circuit format v ch v cl v lc1 v lc2 v lc3 v dd
12 CXP83620/83624, cxp83621/83625 extal xtal ip ip diagram shows circuit composition during oscillation. feedback resistor is removed during stop. xtal becomes high level. 1 pin hi-z oscillation after a reset v l extal xtal 2 pins low level (during a reset) rst 1 pin lcd control (dsp bit) "0" after a reset pin circuit format ip schmitt input mask option pull-up resistor a op
13 CXP83620/83624, cxp83621/83625 ? 1 v in and v out must not exceed v dd + 0.3v. ? 2 the high current drive transistor is the n-ch transistor of port c (pc). note) usage exceeding absolute maximum ratings may permanently impair the lsi. normal operation should be conducted under the recommended operating conditions. exceeding these conditions may adversely affect the reliability of the lsi. supply voltage lcd bias voltage input voltage output voltage high level output current high level total output current low level output current low level total output current operating temperature storage temperature allowable power dissipation v dd v lc1 , v lc2 , v lc3 v in v out i oh i oh i ol i olc i ol topr tstg p d 0.3 to +7.0 0.3 to +7.0 ? 1 0.3 to +7.0 ? 1 0.3 to +7.0 ? 1 5 50 15 20 100 20 to +75 55 to +150 600 380 380 v v v v ma ma ma ma ma c c mw mw mw output per pin total for all output pins value per pin, excluding high current output pins value per pin for high current output pins ? 2 total for all output pins qfp-80p-l01 lqfp-80p-l01 qfp-80p-l03 item symbol rating unit remarks absolute maximum ratings (vss = 0v)
14 CXP83620/83624, cxp83621/83625 lcd bias voltage high level input voltage low level input voltage operating temperature supply voltage 5.5 5.5 5.5 v dd v dd v dd v dd + 0.3 0.3v dd 0.2v dd 0.4 +75 v v v v v v v c v item symbol min. max. unit remarks 2.7 2.7 2.5 vss 0.7v dd 0.8v dd v dd 0.4 0 0 0.3 20 v lc1 v lc2 v lc3 v ih v ihs v ihex v il v ils v ilex topr guaranteed operation range during 1/16 frequency dividing mode or sleep mode guaranteed operation range with tex clock guaranteed data hold range during stop lcd power supply range ? 4 ? 1 hysteresis input ? 2 extal ? 3 , tex ? 5 ? 1 hysteresis input ? 2 extal ? 3 , tex ? 5 v dd ? 1 value for each pin of normal input ports (pa, pb0, pb4, pb7, pc and pi). ? 2 value of the following pins; rst, cs0, si0, si1, sck0, sck1, ec/int0, int1, int2, int3, int4 and rmc. ? 3 specifies only during external clock input. ? 4 optimal values are determined by lcd used. ? 5 specifies only during external event count input. recommended operating conditions (vss = 0v) guaranteed operation range during 1/2 and 1/4 frequency dividing mode fc = 10mhz or less fc = 4mhz or less 4.5 2.7 5.5 5.5
15 CXP83620/83624, cxp83621/83625 v dd = 4.5v, i oh = 1.0ma v dd = 4.5v, i oh = 2.4ma v dd = 4.5v, i oh = 0.5ma v dd = 4.5v, i oh = 1.2ma v dd = 4.5v, i ol = 1.8ma v dd = 4.5v, i ol = 3.6ma v dd = 4.5v, i ol = 12.0ma v dd = 5.5v, v ih = 5.5v v dd = 5.5v, v il = 0.4v v dd = 5.5v, v ih = 5.5v v dd = 5.5v v il = 0.4v v dd = 4.5v, v ih = 4.0v v dd = 5.5v v i = 0, 5.5v v dd = 5v v lc1 = 3.75v v lc2 = 2.5v v lc3 = 1.25v high level output voltage i/o leakage current supply current ? 5 4.0 3.5 4.0 3.5 0.5 0.5 0.1 0.1 1.5 2.78 v v v v v v v v a a a a a a a k ? k ? pc pa, pb, pc, pd ? 2 , pe5, pe6, pf ? 2 , ph0, v l (v ol only) sck0 ? 1 , so0 ? 1 sck1 ? 1 , so1 ? 1 extal tex rst ? 3 item symbol pins conditions min. pa to pc ? 4 , pe0 to pe4, ph ? 4 , pi, rst ? 3 v dd i iz common output impedance r com segment output impedance r seg com0 to com3 seg0 to seg15, seg16 to seg31 ? 2 i dd1 high-speed mode operation (1/2 frequency dividing clock) i dds1 i dds3 v ol i ihe i ile i iht i ilt i ilr i il i ih low level output voltage input current 3 5 typ. 0.4 0.6 1.5 40 40 10 10 400 45 10 5 15 max. unit dc characteristics (v dd = 4.5 to 5.5v) electrical characteristics (ta = 20 to +75 c, vss = 0v) v dd = 5.5v, 10mhz crystal oscillation (c 1 = c 2 = 15pf) sleep mode stop mode v dd = 5.5v, 10mhz crystal oscillation (c 1 = c 2 = 15pf) 12 40 ma 2.6 8 ma v dd = 5.5v, 10mhz and termination of tex oscillation 10 a v oh
16 CXP83620/83624, cxp83621/83625 ? 1 specifies when port b output buffer capability switching register (bufb: 01f4h) selects the buffer capability to high. ? 2 common pins of pd0/seg16 to pd7/seg23, pf0/seg24 to pf7/seg31, pd and pf is the case when the common pin is selected as port; seg16 to seg31 is when the common pin is selected as segment output. ? 3 rst specifies the input current when pull-up resistor has been selected; leakage current when no resistor has been selected. ? 4 pins pa to pc, and ph0 specifies the input current when pull-up resistor has been selected; leakage current when no resistor has been selected. ? 5 when all output pins are left open. clock 1mhz 0v for all pins excluding measured pins input capacity 10 20 pf pa to pc, pe0 to pe4, ph, pi, extal, rst item symbol pins conditions min. c in typ. max. unit
17 CXP83620/83624, cxp83621/83625 v dd = 2.7v, i oh = 0.12ma v dd = 2.7v, i oh = 0.45ma v dd = 2.7v, i ol = 1.0ma v dd = 2.7v, i ol = 1.4ma v dd = 2.7v, i ol = 4.5ma v dd = 3.3v, v ih = 3.3v v dd = 3.3v, v il = 0.3v v dd = 3.3v, v ih = 3.3v v dd = 3.3v v il = 0.3v v dd = 2.7v, v ih = 2.4v v dd = 3.3v v i = 0, 3.3v v dd = 3v v lc1 = 2.25v v lc2 = 1.5v v lc3 = 0.75v high level output voltage i/o leakage current supply current ? 5 2.5 2.1 0.3 0.3 0.1 0.1 0.9 0.9 v v v v v v a a a a a a a k ? k ? pc pa, pb, pc, pd ? 2 , pe5, pe6, pf ? 2 , ph0, v l (v ol only) extal tex rst ? 3 item symbol pins conditions min. pa to pc ? 4 , pe0 to pe4, ph ? 4 , pi, rst ? 3 v dd i iz common output impedance r com segment output impedance r seg com0 to com3 seg0 to seg15, seg16 to seg31 ? 2 i dd1 high-speed mode operation (1/2 frequency dividing clock) i dds1 i dds3 v oh v ol i ihe i ile i iht i ilt i ilr i il i ih low level output voltage input current 4.5 10 typ. 0.25 0.4 0.9 20 20 10 10 200 20 10 7.5 30 max. unit i dd2 dc characteristics (v dd = 2.7 to 3.3v) electrical characteristics (ta = 20 to +75 c, vss = 0v) v dd = 3.3v, 4mhz crystal oscillation (c 1 = c 2 = 15pf) v dd = 3.3v, tex ? 6 crystal oscillation (c 1 = c 2 = 47pf) sleep mode stop mode v dd = 3.3v, 4mhz crystal oscillation (c 1 = c 2 = 15pf) 2.5 8ma 30 100 a 0.6 2 ma i dds2 v dd = 3.3v, tex ? 6 crystal oscillation (c 1 = c 2 = 47pf) v dd = 3.3v, 4mhz and termination of tex oscillation 16 30 a 10 a sck0 ? 1 , so0 ? 1 sck1 ? 1 , so1 ? 1 v dd = 2.7v, i oh = 0.24ma v dd = 2.7v, i oh = 0.90ma 2.5 v 2.1 v
18 CXP83620/83624, cxp83621/83625 ? 1 specifies when port b output buffer capability switching register (bufb: 01f4h) selects the buffer capability to high. ? 2 common pins of pd0/seg16 to pd7/seg23, pf0/seg24 to pf7/seg31, pd and pf is the case when the common pin is selected as port; seg16 to seg31 is when the common pin is selected as segment output. ? 3 rst specifies the input current when pull-up resistor has been selected; leakage current when no resistor has been selected. ? 4 pins pa to pc, and ph0 specifies the input current when pull-up resistor has been selected; leakage current when no resistor has been selected. ? 5 when all output pins are left open. ? 6 the value when 32.768khz oscillator is connected to tex. clock 1mhz 0v for all pins excluding measured pins input capacity 10 20 pf pa to pc, pe0 to pe4, ph, pi, extal, rst item symbol pins conditions min. c in typ. max. unit
19 CXP83620/83624, cxp83621/83625 ? 1 t sys indicates the three values below according to the upper two bits (cpu clock selection) of the clock control register (clc: 00feh). t sys [ns] = 2000/fc (upper two bits = 00 ), 4000/fc (upper two bits = 01 ), 16000/fc (upper two bits = 11 ). extal t xh t xl t cf t cr 0.4v v dd 0.4v 1/fc aaaa aaaa aaaa aaaa crystal oscillation ceramic oscillation extal xtal external clock extal xtal 74hc04 c 1 c 2 aaaa aaaa tex clock applied condition crystal oscillation tex tx c 1 c 2 tex ec t eh t el t ef t er 0.2v dd 0.8v dd t th t tl t tf t tr ac characteristics (1) clock timing system clock frequency system clock input pulse width system clock input rise and fall time event count input clock pulse width event count input clock rise and fall time system clock frequency event count input clock input pulse width event count input clock rise and fall time f c t xl , t xh t cr , t cf t eh , t el t er , t ef f c t tl , t th t tr , t tf xtal extal extal extal ec ec tex tx tex tex mhz ns ns ns ms khz s ms fig. 1, fig. 2 fig. 1, fig. 2 external clock drive fig. 1, fig. 2 external clock drive fig. 3 fig. 3 v dd = 2.7 to 5.5v fig. 2 (32khz clock applied condition) fig. 3 fig. 3 1 1 37.5 77.5 t sys + 50 ? 1 10 32.768 10 5 200 20 20 (ta = 20 to +75 c, v dd = 2.7 to 5.5v, vss = 0v) fig. 2. clock applied conditions fig. 1. clock timing fig. 3. event count clock timing item symbol pin conditions min. unit typ. max. v dd = 4.5 to 5.5v v dd = 4.5 to 5.5v
20 CXP83620/83624, cxp83621/83625 chip select transfer mode (sck = output mode) chip select transfer mode (sck = output mode) chip select transfer mode chip select transfer mode chip select transfer mode note 1) t sys indicates the three values below according to the upper two bits (cpu clock selection) of the clock control register (clc: 00feh). t sys [ns] = 2000/fc (upper two bits = 00 ), 4000/fc (upper two bits = 01 ), 16000/fc (upper two bits = 11 ) note 2) cs, sck, si and so indicates cs0, sck0, si0 and so0, respectively. note 3) the load condition for the sck output mode, so output delay time is 50pf + 1ttl. note 4) the value when port b output buffer capability switching register (bufb: 01f4h) selects buffer capability to normal. (2) serial transfer (ch0) (ta = 20 to +75 c, v dd = 4.5 to 5.5v, vss = 0v) item cs sck delay time cs sck float delay time cs so delay time cs so float delay time cs high level width sck cycle time sck high and low level widths si input setup time (for sck ) si input hold time (for sck ) sck so delay time t dcsk t dcskf t dcso t dcsof t whcs t kcy t kh t kl t sik t ksi t kso sck0 sck0 so0 so0 cs0 sck0 sck0 si0 si0 so0 input mode output mode input mode output mode sck input mode sck output mode sck input mode sck output mode sck input mode sck output mode ns ns ns ns ns symbol pin min. t sys + 200 t sys + 200 t sys + 200 t sys + 200 t sys + 200 2 t sys + 200 16000/fc t sys + 100 8000/fc 100 t sys + 100 200 2 t sys + 100 100 ns ns ns ns ns ns ns ns ns ns 2 t sys + 200 100 max. unit conditions
21 CXP83620/83624, cxp83621/83625 chip select transfer mode (sck = output mode) chip select transfer mode (sck = output mode) chip select transfer mode chip select transfer mode chip select transfer mode note 1) t sys indicates the three values below according to the upper two bits (cpu clock selection) of the clock control register (clc: 00feh). t sys [ns] = 2000/fc (upper two bits = 00 ), 4000/fc (upper two bits = 01 ), 16000/fc (upper two bits = 11 ) note 2) cs, sck, si and so indicates cs0, sck0, si0 and so0, respectively. note 3) the load condition for the sck output mode, so output delay time is 50pf. note 4) the value when port b output buffer capability switching register (bufb: 01f4h) selects buffer capability to high. serial transfer (ch0) (ta = 20 to +75 c, v dd = 2.7 to 3.3v, vss = 0v) item cs sck delay time cs sck float delay time cs so delay time cs so float delay time cs high level width sck cycle time sck high and low level widths si input setup time (for sck ) si input hold time (for sck ) sck so delay time t dcsk t dcskf t dcso t dcsof t whcs t kcy t kh t kl t sik t ksi t kso sck0 sck0 so0 so0 cs0 sck0 sck0 si0 si0 so0 input mode output mode input mode output mode sck input mode sck output mode sck input mode sck output mode sck input mode sck output mode ns ns ns ns ns symbol pin min. t sys + 250 t sys + 200 t sys + 250 t sys + 200 t sys + 200 2 t sys + 200 16000/fc t sys + 100 8000/fc 150 t sys + 100 200 2 t sys + 100 100 ns ns ns ns ns ns ns ns ns ns 2 t sys + 250 125 max. unit conditions
22 CXP83620/83624, cxp83621/83625 fig. 4. serial transfer ch0 timing cs0 sck0 0.2v dd 0.8v dd t whcs t dcsk t dcskf 0.8v dd 0.2v dd 0.8v dd t kcy t kl t kh 0.8v dd 0.2v dd si0 t sik t ksi input data t dcso t kso t dcsof output data 0.8v dd 0.2v dd so0
23 CXP83620/83624, cxp83621/83625 serial transfer (ch1) (ta = 20 to +75 c, v dd = 4.5 to 5.5v, vss = 0v) item sck cycle time t kcy sck1 input mode output mode input mode output mode sck input mode sck output mode sck input mode sck output mode sck input mode sck output mode 1000 8000/fc 400 4000/fc 50 100 200 200 100 200 100 ns ns ns ns ns ns ns ns ns ns sck1 si1 si1 so1 t kh t kl t sik t ksi t kso sck high and low level widths si input setup time (for sck ) si input hold time (for sck ) sck so delay time symbol pin conditions min. max. unit note 1) t sys indicates the three values below according to the upper two bits (cpu clock selection) of the clock control register (clc: 00feh). t sys [ns] = 2000/fc (upper two bits = 00 ), 4000/fc (upper two bits = 01 ), 16000/fc (upper two bits = 11 ) note 2) sck, si and so indicates sck1, si1 and so1, respectively. note 3) the load condition for the sck1 output mode, so1 output delay time is 50pf + 1ttl. note 4) the value when port b output buffer capability switching register (bufb: 01f4h) selects buffer capability to normal. serial transfer (ch1) (ta = 20 to +75 c, v dd = 2.7 to 3.3v, vss = 0v) item sck cycle time t kcy sck1 input mode output mode input mode output mode sck input mode sck output mode sck input mode sck output mode sck input mode sck output mode 1000 8000/fc 400 4000/fc 100 100 200 200 100 250 125 ns ns ns ns ns ns ns ns ns ns sck1 si1 si1 so1 t kh t kl t sik t ksi t kso sck high and low level widths si input setup time (for sck ) si input hold time (for sck ) sck so delay time symbol pin conditions min. max. unit note 1) t sys indicates the three values below according to the upper two bits (cpu clock selection) of the clock control register (clc: 00feh). t sys [ns] = 2000/fc (upper two bits = 00 ), 4000/fc (upper two bits = 01 ), 16000/fc (upper two bits = 11 ) note 2) sck, si and so indicates sck1, si1 and so1, respectively. note 3) the load condition for the sck1 output mode, so1 output delay time is 50pf. note 4) the value when port b output buffer capability switching register (bufb: 01f4h) selects buffer capability to high.
24 CXP83620/83624, cxp83621/83625 t kcy t kl t kh 0.2v dd 0.8v dd t sik t ksi t kso input data output data 0.2v dd 0.8v dd 0.2v dd 0.8v dd sck1 si1 so1 fig. 5. serial transfer ch1 timing
25 CXP83620/83624, cxp83621/83625 conversion time sampling time analog input voltage t conv t samp v ian v zt ? 1 v ft ? 2 an0 to an7 ta = 25 c v dd = 5.0v v ss = 0v linearity error zero transition voltage full-scale transition voltage resolution s s v v dd 31/f adc ? 3 10/f adc ? 3 0 item symbol pin conditions min. typ. max. unit bits (3) a/d converter characteristics (ta = 20 to +75 c, v dd = 4.5 to 5.5v, vss = 0v) 8 3 lsb 70 mv 5030 10 4970 10 4910 mv conversion time sampling time analog input voltage t conv t samp v ian v zt ? 1 v ft ? 2 an0 to an7 ta = 25 c v dd = 2.7v v ss = 0v linearity error zero transition voltage full-scale transition voltage resolution s s v v dd 31/f adc ? 3 10/f adc ? 3 0 item symbol pin conditions min. typ. max. unit bits (ta = 20 to +75 c, v dd = 2.7 to 3.3v, vss = 0v) 8 3 lsb 40 mv 2716 11 2688 10 2651 mv fig. 6. definition of a/d converter terms analog input linearity error v ft v zt 00h 01h feh ffh digital conversion value ? 1 v zt : value at which the digital conversion value changes from 00h to 01h and vice versa. ? 2 v ft : value at which the digital conversion value changes from feh to ffh and vice versa. ? 3 f adc = fc/4
26 CXP83620/83624, cxp83621/83625 external interruption high and low level widths reset input low level width int0 int1 int2 int3 int4 rst 1 32/fc s s item symbol pin conditions min. max. unit t ih t il t rsl (4) interruption, reset input (ta = 20 to +75 c, v dd = 2.7 to 5.5v, vss = 0v) 0.2v dd 0.8v dd t ih t il t il t ih int0 int1 int2 int3 int4 fig. 7. interruption input timing t rsl 0.2v dd rst fig. 8. rst input timing
27 CXP83620/83624, cxp83621/83625 appendix c 1 aaaa aaaa extal xtal c 2 rd aaaa aaaa extal xtal (i) main clock aaaa aaaa extal xtal c 1 c 2 rd xtal (ii) main clock aaaa aaaa extal xtal c 1 c 2 rd aaaa aaaa tex tx (iii) sub clock item content reset pin pull-up resistor non-existent existent mask option table product name package CXP83620/83624 cxp83621/83625 80-pin plastic qfp/lqfp 80-pin plastic qfp (0.65mm pitch) package list fig. 9. spc700 series recommended oscillation circuit ? 1 those marked with an ? 1 signify types with built-in ground capacitance (c 1 , c 2 ). manufacturer murata mfg co., ltd. river eletec co., ltd. kinseki ltd. model csa4.19mg csa8.00mg cst4.19mgw ? 1 cst8.00mtw ? 1 hc-49/u03 cx-5f fcr4.19mc5 ? 1 fcr8.0mc5 ? 1 fcr10.0mc5 ? 1 ccr4.19mc3 ? 1 ccr8.0mc5 ? 1 ccr10.0mc5 ? 1 tdk corporation seiko instruments inc. vtc-200 sp-t fc (mhz) 4.19 8.00 10.00 4.19 8.00 10.00 4.19 8.00 10.00 4.19 8.00 10.00 4.19 8.00 10.00 4.19 8.00 10.00 32.768 75.00 c 1 (pf) c 2 (pf) rd ( ? ) 100 30 30 100 30 30 22 15 10 33 18 15 30 ( 20%) 20 ( 20%) 20 ( 20%) 36 ( 20%) 20 ( 20%) 20 ( 20%) 18 4 100 30 30 100 30 30 22 15 10 33 18 15 30( 20%) 20( 20%) 20( 20%) 36( 20%) 20( 20%) 20( 20%) 18 4 0 0 0 0 0 0 1.0k 100 100 2.2k 0 0 0 330k 100k circuit example (i) csa10.0mt (ii) cst10.00mtw ? 1 (i) (ii) (iii) remarks cl = 12.5pf cl = 6.0pf fcr ??? : lead-type ceramic oscillator ccr ??? : surface mounted-type ceramic oscillator cl : load capacitor cl = 12.0pf cl = 12.0pf cl = 12.0pf
28 CXP83620/83624, cxp83621/83625 10.0 1.0 0.1 (100a) 0.01 (10a) 1 23 4 567 i dd vs. v dd (fc = 10mhz, ta = 25 c, typical) v dd supply voltage [v] i dd supply current [ma] 5.0 0.5 0.05 (50a) 1/16 frequency dividing mode sleep mode 1/4 frequency dividing mode 1/2 frequency dividing mode 32khz mode (instruction) 32khz sleep mode 0510 0 5 10 15 1/2 frequency dividing mode 1/4 frequency dividing mode 1/16 frequency dividing mode sleep mode i dd vs. fc (v dd = 5v, ta = 25 c, typical) fc system clock [mhz] i dd supply current [ma] characteristics curve
package outline unit: mm 29 CXP83620/83624, cxp83621/83625 package structure sony code eiaj code jedec code qfp-80p-l01 qfp080-p-1420 package material lead treatment lead material package mass epoxy resin solder plating 42/copper alloy 1.6g 23.9 0.4 20.0 ?0.1 + 0.4 1 80 65 64 41 40 25 24 0.8 0.35 ?0.1 + 0.15 14.0 ?0.1 + 0.4 17.9 0.4 16.3 0.1 ?0.05 + 0.2 2.75 ?0.15 + 0.35 0.8 0.2 0.15 ?0.05 + 0.1 80pin qfp (plastic) m 0.2 0.15 0? to 10? detail a a CXP83620/83624 package structure sony code eiaj code jedec code qfp-80p-l01 qfp080-p-1420 package material lead treatment lead material package mass epoxy resin solder plating 42/copper alloy 1.6g 23.9 0.4 20.0 0.1 + 0.4 1 80 65 64 41 40 25 24 0.8 0.35 0.1 + 0.15 14.0 0.1 + 0.4 17.9 0.4 16.3 0.1 0.05 + 0.2 2.75 0.15 + 0.35 0.8 0.2 0.15 0.05 + 0.1 80pin qfp (plastic) m 0.2 0.15 0 ? to 10 ? detail a a lead plating specifications item lead material 42 alloy solder composition sn-bi bi:1-4wt% plating thickness 5-18 m spec. CXP83620/83624
30 CXP83620/83624, cxp83621/83625 sony code eiaj code jedec code package structure package material lead treatment lead material package mass epoxy resin 42 / copper alloy qfp-80p-l03 p-qfp80-14x14-0.65 0.6g 80pin qfp (plastic) 16.0 0.4 14.0 0.1 + 0.4 b 0 ? to 10 ? 0.5 0.2 0.1 0.1 + 0.15 (15.0) 1.5 0.15 + 0.35 40 21 20 1 41 60 61 80 m 0.24 0.1 0.65 b = 0.3 0.1 ( 0.3 ) (0.127) + 0.15 0.127 0.05 + 0.1 detail a : solder a solder plating package outline unit: mm cxp83621/83625 sony code eiaj code jedec code package structure package material lead treatment lead material package mass epoxy resin 42 / copper alloy qfp-80p-l03 p-qfp80-14x14-0.65 0.6g 80pin qfp (plastic) 16.0 0.4 14.0 0.1 + 0.4 b 0 ? to 10 ? 0.5 0.2 0.1 0.1 + 0.15 (15.0) 1.5 0.15 + 0.35 40 21 20 1 41 60 61 80 m 0.24 0.1 0.65 b = 0.3 0.1 ( 0.3 ) (0.127) + 0.15 0.127 0.05 + 0.1 detail a : solder a solder plating cxp83621/83625 lead plating specifications item lead material 42 alloy solder composition sn-bi bi:1-4wt% plating thickness 5-18 m spec.
31 CXP83620/83624, cxp83621/83625 20 21 40 41 60 61 80 1 sony code eiaj code jedec code package material lead treatment lead material package mass epoxy resin solder plating 42 / copper alloy package structure 14.0 0.2 ? 12.0 0.1 (0.22) b a 1.5 0.1 + 0.2 0.5 0.2 (13.0) 80pin lqfp (plastic) 0.5g lqfp-80p-l01 p-lqfp80-12x12-0.5 0.1 note: dimension " ? " does not include mold protrusion. 0.13 m 0.5 b = 0.18 0.03 ( 0.18 ) (0.127) + 0.08 0.127 0.02 + 0.05 detail b : solder detail a 0 ? to 10 ? 0.1 0.1 0.5 0.2 b package outline unit: mm sony corporation CXP83620/83624 20 21 40 41 60 61 80 1 sony code eiaj code jedec code package material lead treatment lead material package mass epoxy resin solder plating 42 / copper alloy package structure 14.0 0.2 ? 12.0 0.1 (0.22) b a 1.5 0.1 + 0.2 0.5 0.2 (13.0) 80pin lqfp (plastic) 0.5g lqfp-80p-l01 p-lqfp80-12x12-0.5 0.1 note: dimension " ? " does not include mold protrusion. 0.13 m 0.5 b = 0.18 0.03 ( 0.18 ) (0.127) + 0.08 0.127 0.02 + 0.05 detail b : solder detail a 0 ? to 10 ? 0.1 0.1 0.5 0.2 b lead plating specifications item lead material 42 alloy solder composition sn-bi bi:1-4wt% plating thickness 5-18 m spec. CXP83620/83624

▲Up To Search▲

Price & Availability of CXP83620

	To Download CXP83620 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .